102 CPU 104 Memory MCH 106 108 Hublink 112 110 Bus Interface B105 Late the family of the first 114 PCI PCI 116 Device Host Interface # PROM | 20 118 130 FIFO -122 124 MAC 132 TXD  $R_{X}D$ Reset/Sync CLK - 139 134 136 138 128 PHY -126 Data Link Pointer F13. 1 140

1. 1. 4

	11	10	9	8	7 6	5	4	3	2	1	0
Word 0				;	00	PtM_ mode	Even			Rx_Er	
Word 1	DV = (	Cyc	Cyc	out	01	RST_ RQST	SQL	CRS	Duplex	Speed	I_Er
Word 2	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	\$	T <sub>x</sub> '	Mdout	10	rsrvd	rsrvd	1	rsrvd	Link	Int_rqst

Fig. 2

11	10	9	8	7	6	5	4	3	2	1	0
$Rx_Dv = 1$	Rx_Cyc = 1	Tx_Cyc	Rdata0	Rdatal	Rdata2	Rdata3	Rdata4	CRS	Rdata5	Rdata6	Rdata7

Fig. 3

11	10	9	8	7	6	5	. 4	3	2	1	0
$Rx_Dv = 1$	Rx_Cyc = 1	Mdout	Rdata0	Rdata1	Rdata2	Rdata3	Rdata4	CRS	Rdata5	Rdata6	Rdata7

Fig. 4

11	10	9	8	7	6	5	4	3	2	1	0
$Rx_Dv = 1$	Rx_Cyc = 0	Tx_Cyc	Mdout	rsrvd	rsrvd	rsrvd	rsrvd	CRS	rsrvd	rsrvd	rsrvd

Fig. 5

11	10	9	8	7	6	5	4	3	2	1	0	
0 =	Maria	Mdin	Tx_EN = 1	Tdata0	Tdata1	Tdata2	Tdata3	Tdata4	Tdata5	Tdata6	Tdata7	
SEL =	Mdstart	Main	Tx_EN = 0	rsrvd	rsrvd	rsrvd	rsrvd	PHY_PD	Lpbk	LED_SEL	Rx_addr _match	
SEL = 1		Command_Word										


Fig. 6

	IDLE	ST	OP	Reg Addr	Data	
Mdin	0000	1	01	(10 bits)	(16 bits)	
Mdout			IDLE			


Fig. 7

Mdin	IDLE	ST	ОР	Reg Addr (10 bits)	Wait Time	IDLE
	0000	1	10		0001	0000
Mdout		I	0001	Data (16 bits)		

Fig. 8



F19.9







Fig. 10



F13. 11

Reset 1220 1216 1318 CANASA - CASA CALL ASTACLA 1212 ~12021~ - 1206 F13-12a #8 ඵ 122 Y 15 pike Filter 10161. 1368 Reset Sync 1204 CLK # 0 Clock- Enable PIR CLK Resetlsync

R18. 126